The Disign of CMOS Integrated Acceleration Detection Circuit System

نویسندگان

  • Yijiang Cao
  • Jiamu Cao
  • Zhefei Wang
  • Shan Li
چکیده

In this dissertation, we designed a kind of CMOS integrated precision acceleration detection system which is use high performance operation amplifier as the core. It was analysis directly as a low noise accelerometer and the principle of charge amplification. Detection circuit is based on the principle of time detection, which can be detected variation of the acceleration continuously in a successive time, and improving the detection accuracy. The input terminal of the circuit using sensitive charge amplifier to realize C-V conversion, which is effectively avoid the switch noise of detection principle. The whole circuit is designed and simulated based on 0.5μm CMOS process. The research result of Operational Amplifier module has shown that, the circuit’s the DC open-loop gain is 85.96dB, and its phase margin is 62.8°, and the effect input noise is 3.632 Hz nV / . The research result of overall current has shown that, full scale range of the closed-loop system between ±2.5 V the voltage is ±30V. The detection sensitivity is 16.2mV/g, which is enough to conform the requirements of the low noise accelerometer.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

UWB Mixer improvement with Regulated Voltage Source

This paper presents a design of an UWB downconversion integrated CMOS resistive ring mixer with Linear Voltage Regulator (LVR), to supply required biasing voltages for the mixer section. The designed mixer circuit has been optimized for using in heart rate extraction system with microwave Doppler radar at 2.4GHz frequency. This mixer needs 2 DC bias voltages equal to 0.5 and 1 volts for its bes...

متن کامل

Optimized Standard Cell Generation for Static CMOS Technology

Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...

متن کامل

Optimized Standard Cell Generation for Static CMOS Technology

Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...

متن کامل

High-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm

A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...

متن کامل

High-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm

A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013